| 01:31.53 | *** join/#openjtag _julian_ (~quassel@hmbg-5f77cfa5.pool.mediaWays.net) |
| 05:27.35 | *** join/#openjtag Openfree` (~Openfreer@116.228.88.131) |
| 05:46.05 | *** join/#openjtag Roland (~roland@195.50.208.35) |
| 06:15.50 | *** join/#openjtag Weaselweb (~quassel@2001:6f8:9e4:123:21a:92ff:fe5a:1409) |
| 11:18.58 | *** join/#openjtag pirho (debian-tor@gateway/tor-sasl/pirho) |
| 11:19.10 | *** part/#openjtag pirho (debian-tor@gateway/tor-sasl/pirho) |
| 16:37.18 | *** join/#openjtag ian__ (~chatzilla@dhcp-077-249-024-154.chello.nl) |
| 16:39.16 | ian__ | Does anyone know if openocd only sends a 5bit BYPASS command? |
| 16:39.27 | ian__ | (as part of the chain scan) |
| 16:39.36 | ian__ | I see it on the logic analyzer |
| 16:40.02 | ian__ | I'm trying to do a FPGA, and it needs a 10bit BYPASS, i guess (not totally sure here) |
| 18:33.09 | *** join/#openjtag pirho (debian-tor@gateway/tor-sasl/pirho) |
| 18:33.21 | *** part/#openjtag pirho (debian-tor@gateway/tor-sasl/pirho) |
| 22:26.45 | wookey_ | ian__: you can set the register length in the config (if I understand you right) |
| 22:27.27 | wookey_ | Although I had limited success getting openOCD to work properly with xilinx FPGA |
| 22:29.26 | wookey_ | (coolrunner xcr3256 worked OK) |
| 22:30.37 | wookey_ | for coolrunner xcr3256 I have: jtag newtap xcr tap -irlen 5 -ircapture 0x01 -irmask 0x1f -expected-id 0x0494c0 |
| 22:30.40 | wookey_ | 93 |
| 22:31.08 | wookey_ | for for spartan3 x3s1000 I have : jtag newtap x3s tap -irlen 6 -ircapture 0x11 -irmask 0x11 -expected-id 0x11428093 |
| 22:31.16 | wookey_ | (but I'm not sure thsat actually works) |
| 22:31.43 | wookey_ | -irlen 10 would give you a 10 bit bypass |