| 02:59.27 | *** join/#openjtag ka6sox-laptop (n=tom@nslu2-linux/ka6sox) |
| 05:21.17 | *** join/#openjtag rwhitby (n=nnnnnrwh@nslu2-linux/rwhitby) |
| 05:48.20 | *** join/#openjtag ka6sox-laptop (n=tom@nslu2-linux/ka6sox) |
| 06:33.52 | *** join/#openjtag aproemel (n=aproemel@p508A8770.dip0.t-ipconnect.de) |
| 08:24.40 | *** join/#openjtag Bitmaster (n=Bitmaste@c-9b61e253.325-1-64736c12.cust.bredbandsbolaget.se) |
| 08:29.08 | *** join/#openjtag rd_ (n=rd@segfault.net) |
| 09:00.40 | *** join/#openjtag rwhitby (n=rwhitby@nslu2-linux/rwhitby) |
| 10:19.43 | *** join/#openjtag dwery (n=dwery@nslu2-linux/dwery) |
| 11:05.55 | *** join/#openjtag Bitmaster (n=Bitmaste@c-9b61e253.325-1-64736c12.cust.bredbandsbolaget.se) |
| 11:31.52 | *** join/#openjtag rd_ (n=rd@segfault.net) |
| 11:51.02 | *** join/#openjtag [g2] (n=tom@nslu2-linux/g2) |
| 11:51.21 | [g2] | http://www.sparkfun.com/commerce/product_info.php?products_id=8307# looks fun :) |
| 12:13.00 | *** join/#openjtag rd_ (n=rd@vnsecurity.net) |
| 12:30.25 | drath | hey [g2] |
| 12:30.32 | drath | yeah, just another FT2232 based dongle afaik |
| 12:30.56 | drath | but that guy also has his own debugging software |
| 12:44.06 | [g2] | drath, it's supposed to run with openocd |
| 12:48.32 | drath | yeah, if he's using one of the included FT2232 pin configurations this should be no problem |
| 13:02.17 | *** join/#openjtag Chocobo (n=swinchen@strongbad.eece.maine.edu) |
| 13:19.48 | *** join/#openjtag prpplague (n=dave@mail.americanmicrosystems.com) |
| 15:16.54 | *** join/#openjtag rd_ (n=rd@vnsecurity.net) |
| 15:22.02 | *** join/#openjtag xela (n=Alex@p549CA244.dip0.t-ipconnect.de) |
| 15:22.15 | xela | Hey, drath |
| 15:26.13 | drath | hey xela |
| 15:26.17 | drath | sorry, been a bit busy last week |
| 15:26.23 | xela | no problem |
| 15:26.52 | xela | seems like we still have the STR750 flash error issue |
| 15:27.03 | xela | only every other flash works without error |
| 15:27.26 | xela | (jtag-tiny/jtag-amontec plus target and REva hardware) |
| 15:28.47 | drath | you don't happen to have a backlog of our irc session? |
| 15:29.26 | xela | na |
| 15:29.37 | xela | hoped some daemon would log them :-( |
| 15:29.53 | xela | cause i found some transcripts on the internet |
| 15:29.57 | drath | iirc it was something about the algorithm timing out, because the PC goes off into the weeds |
| 15:30.03 | drath | ah, sure |
| 15:30.13 | drath | purl logs everything |
| 15:32.25 | xela | yea |
| 15:36.26 | xela | the guys from Raisonance state the JTAG timing for the STR750 is different |
| 15:36.37 | xela | dont know whether that may be the reason |
| 15:37.14 | drath | hmm, the STR750 is a -S core, which either requires the use of RTCK (not possible with the FT2232) or a jtag frequency of less than 1/6th of the CPU |
| 15:37.31 | xela | ah ok |
| 15:42.57 | xela | drath: http://purl.rikers.org/%23openjtag/20070321.html.gz |
| 15:43.02 | xela | :-) |
| 15:55.29 | drath | yeah, I downloaded the logs and grepped through them |
| 15:55.38 | drath | problem is I don't know what else to check |
| 15:55.55 | xela | maybe i debug direct in openocd? |
| 15:56.11 | drath | is it failing exactly every other try? |
| 15:56.17 | xela | yep |
| 15:56.43 | drath | what's your current reset_config? |
| 15:57.30 | xela | trst_and_srst srst_pulls_trst |
| 15:58.22 | drath | could you try without srst_pulls_trst, and issue a "reset halt" |
| 15:58.27 | drath | with the latest SVN revision |
| 15:58.45 | drath | i've changed something that might allow debug out of reset on the str750 |
| 15:59.14 | xela | is there a nightly build? |
| 16:00.03 | *** join/#openjtag xela_ (n=Alex@p549CA244.dip0.t-ipconnect.de) |
| 16:00.08 | drath | are you on linux or on windows? |
| 16:00.24 | xela | windows here |
| 16:02.01 | drath | the necessary change is already in r141 available from yagarto |
| 16:03.20 | xela | ah ok |
| 16:03.40 | xela | Open On-Chip Debugger (2007-04-16 19:30 CEST) |
| 16:03.41 | xela | ? |
| 16:04.11 | drath | yeah, i think so |
| 16:05.34 | xela | reset halt |
| 16:05.37 | xela | seems to work |
| 16:05.49 | drath | it halted at 0x0? |
| 16:06.07 | drath | try another "poll" to be sure it's not running |
| 16:06.24 | xela | nope |
| 16:06.45 | xela | > poll |
| 16:06.47 | xela | target state: running |
| 16:06.51 | xela | :-( |
| 16:08.11 | xela | do you have use for a Olimex STR-750-STK board? |
| 16:11.23 | drath | heh, limited - i already have several olimex boards i use to test the OpenOCD, but other than that i have little time to do anything with them |
| 16:30.09 | xela | nothing wrong with testing |
| 16:30.33 | xela | wouldnt it be nice to have an automatic test suite that runs all kind of tests on different hardware? |
| 16:32.38 | xela | well, just dreaming |
| 16:32.42 | drath | heh, we've got test-monkeys^Wusers for that ;) |
| 16:32.48 | xela | :-) |
| 16:32.52 | xela | so true |
| 16:34.12 | drath | when you tried the reset halt, was the target running or halted? |
| 16:34.36 | xela | hm |
| 16:34.41 | xela | i would say running |
| 16:34.56 | drath | could you try again? it wont work if the target is halted |
| 16:35.08 | drath | and make sure you haven't got "srst_pulls_trst" in the .cfg |
| 16:35.26 | drath | just tried it on a STR912, and it's working fine here |
| 16:35.45 | xela | Open On-Chip Debugger |
| 16:35.47 | xela | > resume |
| 16:35.48 | xela | Target 0 resumed |
| 16:35.50 | xela | > poll |
| 16:35.51 | xela | target state: running |
| 16:35.53 | xela | > reset halt |
| 16:35.55 | xela | > poll |
| 16:35.56 | xela | target state: running |
| 16:35.57 | xela | > |
| 16:36.28 | drath | hmm, ok, it isn't working :/ |
| 16:37.02 | drath | the idea was that there might be something in your application that interferes with the flashing |
| 16:37.09 | drath | that would explain why it works every other time |
| 16:37.19 | drath | after it failed, the board is basically uninitialized, and flashing works |
| 16:37.55 | xela | hm |
| 16:38.10 | xela | thought while flashing jtag has "total" control |
| 16:38.15 | xela | no interrupts or such |
| 16:38.22 | xela | so no app code should be running |
| 16:38.38 | xela | (i am stating a soft_reset_halt before every flash) |
| 16:38.40 | drath | hmm, yeah, but the PLL for example got initialized |
| 16:38.47 | drath | or a watchdog programmed |
| 16:38.50 | xela | thats true |
| 16:38.53 | xela | true as well |
| 16:38.59 | drath | and the flash algorithm runs as normal code |
| 16:39.02 | xela | the watchdog is programmed for sure |
| 16:39.02 | drath | to the core there's no difference |
| 16:39.05 | drath | it is? |
| 16:39.09 | xela | sure |
| 16:39.24 | drath | is it possible to disarm the watchdog on the STR750? |
| 16:39.24 | xela | seems to explain a lot, huh? |
| 16:41.30 | xela | just looked it up in the STR75x library code |
| 16:41.43 | xela | but this only enabled the watchdog |
| 16:41.48 | xela | I can look it up |
| 16:41.56 | xela | (will be away for an hour) |
| 16:42.38 | drath | hmm, the manual says you can't disable it after it was enabled |
| 16:43.39 | drath | you might be able to work around this by erasing first, then issuing a reset run_and_halt, and then writing |
| 16:43.45 | drath | this should disable the watchdog |
| 16:43.52 | xela | true |
| 16:43.55 | xela | good idea |
| 17:15.37 | xela | another bad one: |
| 17:15.44 | xela | we have an app and a bootloader |
| 17:16.06 | xela | and ideally i want to flash only the app |
| 17:16.17 | xela | but the bootloader activates the watchdog already :-( |
| 17:19.47 | xela | but what about soft_reset_and_halt? |
| 17:19.47 | xela | watchdog still enabled? |
| 17:30.45 | xela | drath: you still there? |
| 17:36.28 | *** join/#openjtag ka6sox (n=ka6sox@nslu2-linux/ka6sox) |
| 18:08.02 | drath | xela: re |
| 18:08.13 | xela | yea |
| 18:08.17 | drath | soft_reset_halt only resets the core |
| 18:08.21 | xela | i am trying a workaound now. |
| 18:08.24 | drath | or rather simulates that |
| 18:08.40 | drath | i.e. it loads the pc with 0x0, cpsr with svc etc. |
| 18:08.41 | xela | added a non initialized memory cell for the bootloader |
| 18:08.55 | xela | if a magic in there is set i dont initialize watchdog |
| 18:10.49 | xela | hm |
| 18:10.53 | xela | i am using this in a script |
| 18:11.01 | xela | but command seem to be asynchronous |
| 18:11.05 | xela | script: |
| 18:11.27 | xela | halt |
| 18:11.28 | xela | # Magic-Wert schaltet Watchdog im Bootloader ab |
| 18:11.30 | xela | mww 0x40000010 0xfeede5e1 |
| 18:11.32 | xela | reset |
| 18:11.33 | xela | halt |
| 18:11.34 | xela | flash protect 0 0 2 off |
| 18:11.36 | xela | flash erase 0 0 2 |
| 18:11.37 | xela | flash write 0 ..\boot\source\output\boot-0.bin 0 |
| 18:11.39 | xela | flash protect 0 8 9 off |
| 18:11.41 | xela | flash erase 0 8 9 |
| 18:11.42 | xela | flash write 0 ..\boot\source\output\boot-1.bin 0xc0000 |
| 18:11.43 | xela | soft_reset_halt |
| 18:11.50 | drath | use a wait_halt after the halt |
| 18:11.57 | drath | to ensure the target is really halted |
| 18:14.01 | xela | flash write 0 ..\app\source\output\app-crc.bin 0x6000 |
| 18:14.02 | xela | failed writing file ..\app\source\output\app-crc.bin to flash bank 0 at offset 0x00006000 |
| 18:14.04 | xela | flash program error |
| 18:14.05 | xela | soft_reset_halt |
| 18:14.07 | xela | :-( |
| 18:14.10 | xela | didnt improve things |
| 18:16.02 | drath | yeah, soft_reset_halt really doesn't change anything |
| 18:16.07 | drath | it just sets core registers |
| 18:16.11 | drath | but doesn't affect the peripherals |
| 18:17.29 | xela | yea |
| 18:17.40 | xela | i just changed the app flash script a bit: |
| 18:17.49 | xela | 1. halt and set magic word |
| 18:18.05 | xela | 2. erase app area |
| 18:18.09 | xela | 3. reset and wait |
| 18:18.22 | xela | 4. flash (now without watchdog hopefully) |
| 18:26.26 | xela | hmm, looks better now |
| 18:26.29 | xela | way better! |
| 18:29.48 | drath | heh, cool |
| 18:30.09 | xela | and the watchdog isnt set anymore |
| 18:30.19 | xela | wish one could disable the watchdog |
| 18:30.33 | xela | ok |
| 18:30.39 | xela | will be gone for today |
| 18:30.52 | xela | and again: thanks a lot for your help! its very appreciated! |
| 18:31.09 | xela | gonna talk about the checksum/crc topic sometime soon? |
| 18:31.34 | drath | sure, just ping me here |
| 18:31.42 | drath | i'll try to answer ;) |
| 20:08.39 | *** join/#openjtag Bitmaster (n=Bitmaste@c-9b61e253.325-1-64736c12.cust.bredbandsbolaget.se) |
| 21:01.00 | *** join/#openjtag kas11 (n=kas11@102-251.35-65.tampabay.res.rr.com) |
| 21:03.07 | kas11 | I see many of the usual suspects are here ;) |
| 21:14.38 | kas11 | if y'all insist on talking at once, I'm gonna have to increase my history length to more than 2 lines |
| 21:19.50 | drath | heh, hi |
| 21:20.04 | drath | it's been a bit quiet here lately |
| 21:22.28 | kas11 | hmmm ... sound configuration is screwed on this box.. hi drath |
| 23:03.27 | *** join/#openjtag drath_ (i=vmaster@p5b07fb0d.dip.t-dialin.net) |
| 23:45.01 | *** join/#openjtag p2-mate (n=p2@cable-87-244-173-194.upc.chello.be) |