irclog2html for #openjtag on 20060628

02:58.38*** join/#openjtag ka6sox (n=ka6sox@nslu2-linux/ka6sox)
03:18.18*** join/#openjtag davidc___ (n=davidc__@S01060002b360aacd.vc.shawcable.net)
03:18.38davidc___anyone here familiar with OpenOCD / DLC5 Jtag + Arm?
03:21.58davidc___or any arm embeddedICE jtag stuff?
03:32.08ka6soxthe guy who did it is vmaster I think
03:33.32davidc___ok, thanks - I'm trying to do jtag bringup on an iPod - and having mixed success - trying to figure out if its due to the weird processor, a bad cable connection, a faulty board or sw bugs...
03:34.06davidc___I can do some things - aka grab regs, soft reset [sometimes], step [if it feels like it] - but any attempt to read a memory word just results in a timeout
03:34.17davidc___and I know the comms are ok because all the regs make sense.
03:34.53davidc___aka - PC in the 0x40000000 / 0x20000000 range - which is where it should be [or in 0x0 range if I start it just outta reset]
03:36.34ka6soxk
03:37.11davidc___if anyone has any ideas where to go from here, I'd be happy to hear them :P - my next step is gonna be an LA + a scope to see if the signalling is sane
03:37.54ka6soxmight be the best answer
03:53.31davidc___eh, and vmaster's the guy that wrote openocd?
03:53.56ka6soxI think so
03:54.06davidc___k, I'll bug im next time he's not idle
06:22.05vmasterheh, yeah, i know, sleep is for the weak and such, but he came asking at 5:30am
06:22.21ka6soxsleep is highly overrated
06:26.50vmasteryeah, that's what i've been told, but i still feel highly addicted to it - like, every day, at the same time, and if i don't get it, i'm really angry
06:29.12ka6soxmakes 2 of us
07:46.35*** join/#openjtag AchiestDragon (n=dave@whipy.demon.co.uk)
08:07.18davidc__[2]vmaster: I'm around
08:07.51davidc__[2]vmaster: any thoughts?
08:09.59davidc__[2]bah, missed him I guess ;)
10:25.18*** join/#openjtag vmaster_ (i=vmaster@p549B6810.dip.t-dialin.net)
10:53.38vmaster_davidc__[2]: i'm back
10:54.31vmaster_davidc__[2]: in case we keep missing each other: there's a forum for OpenOCD at sparkfun, and you can contact me by mail at Dominic.Rath <at> gmx.de
12:50.35*** join/#openjtag prpplague (n=billybob@72.22.146.214)
13:09.33*** join/#openjtag M1a4U (n=M1a4U@AMarseille-152-1-57-203.w83-201.abo.wanadoo.fr)
13:09.45M1a4Ulut
13:22.45*** part/#openjtag M1a4U (n=M1a4U@AMarseille-152-1-57-203.w83-201.abo.wanadoo.fr)
16:05.37davidc__[2]vmaster - I'll give it one more shot on IRC - I'll try to be around about the time that you posted yesterday
16:17.26vmasterdavidc__[2]: heh, very unlikely - that was 8:15am, and i doubt i'll be up at that time tomorrow - excessive drinking is scheduled in 45 minutes ;)
16:18.21davidc__[2]vmaster: yay! I'm around
16:18.22vmasterdavidc__[2]: make sure you have the latest OpenOCD sources (/trunk from svn), and run the OpenOCD with "-d -l <logfile>", and send me the log output
16:18.46davidc__[2]yep, did a svn checkout
16:18.51*** join/#openjtag ChanServ (ChanServ@services.)
16:18.51*** mode/#openjtag [+o ChanServ] by irc.freenode.net
16:19.01davidc__[2]gimme 10 secs and I'll get that for ya
16:19.17vmasterhold on
16:19.26vmasterthe dlc5 lacks the nSRST line, right?
16:19.34davidc__[2]yup
16:19.40davidc__[2]just got the jtag wired
16:19.53vmastermake sure you have "reset_config trst_only"
16:19.53davidc__[2]the other issue is that there are two cores on this chip - one after the other in the jtag chain
16:20.06davidc__[2]trst? - doesn't have that line either
16:20.20davidc__[2]no HW reset - with the exception of me touching a testpoint ;)
16:20.22vmasteroh, that use "reset_config none"
16:20.27davidc__[2]yeah, thats what I've got
16:20.28vmaster*then
16:20.46davidc__[2]the reset isn't whats driving me nuts though - its the insane single stepping + its refusal to grab memory words
16:20.57vmasterthe first jtag_device corresponds to the device closest to TDO
16:21.06davidc__[2]vmaster: yup
16:21.20vmasterwhat arm cores are on your chip?
16:21.26davidc__[2]its two identical arm cores - arm7tdmis
16:21.31davidc__[2]er, 's
16:21.42vmastermhh, ok
16:21.47vmasterwell, then run it, and send me test output
16:21.57davidc__[2]will do
16:22.35davidc__[2]btw - is there any way to attach to both cores simultaneously? I'm also considering that one core might see the other as locked + reset it
16:22.46davidc__[2]as I know theres interaction between the two going on in the bootloader
16:28.25vmastermhh, currently that would be only possible if you were in control of both nTRST and nSRST
16:28.46vmasteri think i could enhance the OpenOCD so it halts both simultaneously
16:29.57davidc__[2]I don't think it'd have to be identical - just so I can halt em one after the other
16:30.02davidc__[2]then try single stepping one without the other interfering
16:31.24vmasterin theory that should be possible - use two "target" lines in the config, and switch between the targets on the telnet interface
16:31.39vmasterbut i've never tested the OpenOCD with more than one core
16:31.45vmasterso there might be some bugs lurking
16:31.54vmasterokay, i'm sorry, but i gotta run now
16:32.00davidc__[2]ah, tried that - got something about could not bind socket
16:32.03davidc__[2]no problem
16:32.10davidc__[2]I'll go source diving for that bug /w the socket
16:32.19davidc__[2]make a patch
16:32.32vmasterhmm, it could be the code that allocates different sockets for the gdb servers
16:32.37davidc__[2]log here: http://david.carne.ca/ocd.log
16:32.46davidc__[2]transcript here http://david.carne.ca/ocd.transcript
16:33.02davidc__[2]and the result for mdw 0 is definitely wrong
16:33.13davidc__[2]takes about 10 seconds too
16:33.27davidc__[2]http://david.carne.ca/openocd.cfg is the config
16:33.37davidc__[2]if ya get a chance to look at it - that'd be great, if not - no worries
16:33.40davidc__[2]Many thanks!
16:34.09vmasterokay, i'll look at it tomorrow, cya
16:34.23davidc__[2]'later
17:22.58*** join/#openjtag davidc__ (n=chatzill@s142-179-110-30.bc.hsia.telus.net)

Generated by irclog2html.pl by Jeff Waugh - find it at freshmeat.net! Modified by Tim Riker to work with blootbot logs, split per channel, etc.