| 00:15.56 | *** join/#openjtag prpplague^2 (n=dave@72.22.136.10) |
| 06:21.38 | *** join/#openjtag vmaster (i=vmaster@p549B64FE.dip.t-dialin.net) |
| 07:19.06 | *** join/#openjtag ka6sox (n=ka6sox@nslu2-linux/ka6sox) |
| 10:43.25 | *** join/#openjtag bullet (n=bullet@162.21.79.83.cust.bluewin.ch) |
| 10:43.31 | *** join/#openjtag key2 (n=key2@gob75-2-81-56-64-17.fbx.proxad.net) |
| 10:43.33 | key2 | hi |
| 10:43.42 | vmaster | hey |
| 10:44.36 | key2 | vmaster: do u have experiance with PCI ? |
| 10:45.28 | key2 | I basically wanted to write a driver for a conexant cx11252 chipset ( a winmodem) so I need to reverse the driver from windows |
| 10:45.53 | key2 | I was wondering if I could put a breakpoint on the PCI adresss to be able to see the data writen and read from the pci card |
| 11:23.17 | *** join/#openjtag bullet_ (n=bullet@36.56.203.62.cust.bluewin.ch) |
| 13:55.39 | *** join/#openjtag prpplague^2 (n=dave@72.22.149.226) |
| 14:23.51 | *** join/#openjtag prpplague^2 (n=dave@72.22.132.132) |
| 17:56.52 | *** join/#openjtag ChanServ (ChanServ@services.) |
| 17:56.52 | *** mode/#openjtag [+o ChanServ] by irc.freenode.net |
| 18:09.58 | *** join/#openjtag bullet (n=bullet@98.22.78.83.cust.bluewin.ch) |
| 19:52.08 | *** join/#openjtag xl0 (i=user@80.253.205.252) |
| 19:52.31 | xl0 | Hello. |
| 19:52.51 | xl0 | Any ideas, is it possible to reset a boart via jtag? I mean is there a generic reset, or should I dig into my chips documentation and find a register which should be written to reboot, if any? |
| 19:55.12 | prpplague | xl0: depends on what you mean by "reset" |
| 19:55.26 | prpplague | xl0: what do you expect to accomplish by a "reset" ? |
| 20:25.33 | *** join/#openjtag prpplague (n=dave@72.22.132.132) |
| 20:38.17 | vmaster | xl0: most microcontroller JTAG interfaces specfiy a system-reset line |
| 20:53.29 | xl0 | prpplague: you are right, I don't need a reset, I need the cpu to boot my just written code. |
| 20:53.56 | xl0 | vmaster: Any ideas about the intel ixp425? |
| 20:59.03 | vmaster | xscale based boards must have separate system-reset and test-reset to support debug |
| 21:01.46 | xl0 | I don't see any such options in jtag-tools, is there any othe tool for linux with xscale support? |
| 21:02.16 | vmaster | you're using a "wiggler" style interface? |
| 21:02.47 | xl0 | ByteBlaster |
| 21:03.32 | vmaster | mhh, guess that's missing the nSRST connection |
| 21:05.01 | xl0 | btw, is it normal that the flashing operation is damn slow? It takes about an hour to upload an 300k image. |
| 21:05.33 | vmaster | yes, that's normal |
| 21:05.52 | vmaster | the parport can do about 350kHz |
| 21:05.59 | vmaster | and the scan chain is several hundred bits long |