| 00:24.44 | *** join/#openjtag purl (i=ibot@pdpc/supporter/active/TimRiker/bot/apt) |
| 00:24.44 | *** topic/#openjtag is This is the place to discuss development of Open JTAG tools and Bootloaders |
| 00:43.46 | *** join/#openjtag dyoung (n=dyoung@nslu2-linux/dyoung) |
| 02:16.00 | *** join/#openjtag ulf_k (n=ulf_kypk@p54BDBFE1.dip0.t-ipconnect.de) |
| 02:24.34 | *** join/#openjtag nslu2-log (n=nslu2-lo@nslu2-linux/dyoung) |
| 02:24.34 | *** join/#openjtag nslu2bot (n=supybot@netblock-66-159-209-52.dslextreme.com) |
| 02:27.31 | *** join/#openjtag nslu2-log_ (n=nslu2-lo@nslu2-linux/dyoung) |
| 02:30.08 | *** join/#openjtag nslu2bot` (n=supybot@netblock-66-159-209-6.dslextreme.com) |
| 03:11.29 | *** join/#openjtag JerseyCow (i=snork@c-24-130-92-64.hsd1.ca.comcast.net) |
| 03:16.54 | ulf_k | hello, i just compare the wrt54g version 1.0 with my dwl7000 from dlink, the flash chip is both amd 29lv320db! |
| 03:16.57 | ulf_k | i killed my dwl-7000 , but now i can access this device via jtag |
| 03:17.24 | ulf_k | but openjtag do not support 29lv320 |
| 05:13.37 | *** join/#openjtag JoeLlama (i=snork@c-24-130-92-64.hsd1.ca.comcast.net) |
| 05:54.31 | JerseyCow | moo |
| 06:15.56 | *** join/#openjtag ep1220 (n=NN@gate.epatec.at) |
| 06:16.05 | ka6sox | morning |
| 06:16.17 | ep1220 | morning |
| 06:17.00 | ka6sox | been swamped..what's new? |
| 06:18.40 | ep1220 | From my side: trying to estimate what a FPAG JTAG solution will cost |
| 06:18.48 | ep1220 | s/FPAG/FPGA |
| 06:18.51 | ka6sox | ah. |
| 06:19.11 | ep1220 | There are some "nasty" fixed costs |
| 06:19.19 | ep1220 | Like a USB vendos ID is 1500$ |
| 06:19.44 | ep1220 | Or the compiler coming with the Cypress SDK only does 4K |
| 06:19.56 | ep1220 | Not enough. |
| 06:20.13 | ep1220 | The full version is 1500EUR (with a debugger 2500EUR) |
| 06:20.35 | ka6sox | ouch |
| 06:21.30 | ep1220 | I found a cheaper dev System at 500EUR - it compiles the demos, but the produced code does not run :-) |
| 06:21.50 | ka6sox | ugh |
| 06:21.52 | ep1220 | Seems Cypress uses some Keil specific features |
| 06:22.57 | ka6sox | interesting. |
| 06:23.28 | ep1220 | in the readme they say it only works woth the Keil compiler :-( |
| 06:23.53 | ep1220 | well, maybe it is only a problem of the startup code. |
| 06:23.53 | ka6sox | thats expensive! |
| 06:24.13 | ep1220 | Agree. |
| 06:24.53 | ep1220 | Then there are issues with new laws here in the EU regarding disposal of electronic waste. |
| 06:25.38 | ep1220 | I do not think it is possible to sell it as a build-it-yourself-kit. |
| 06:26.57 | ka6sox | hmmm...maybe [g2] needs to look into it. |
| 06:27.14 | ep1220 | From this point, the FTDI comes a lot cheaper. |
| 06:27.30 | ka6sox | the FTDI I like... |
| 06:27.38 | ep1220 | FTDI allows users of its chip to use the FTDI USB vendor ID |
| 06:27.41 | ka6sox | I have a Dev kit. |
| 06:27.49 | ep1220 | And no compiler needed. |
| 06:27.54 | ep1220 | The DLP2232M ? |
| 06:28.01 | ka6sox | yes |
| 06:28.14 | ka6sox | I have 2 of them. |
| 06:28.22 | ka6sox | and am sending one to dyoung |
| 06:28.56 | ep1220 | Do You have the module only ? |
| 06:29.13 | ep1220 | Or built some HW around so it is ready to use ? |
| 06:29.59 | ep1220 | I have built a JTAG IF around it. 3.3V only. Use it on the NSLU2. |
| 06:30.41 | ka6sox | I have built some HW around it...for rebooting slugs and putting them into upgrade mode. |
| 06:31.37 | ep1220 | <PROTECTED> |
| 06:31.52 | ka6sox | yes |
| 06:32.07 | ep1220 | What speed do You get ? |
| 06:32.52 | ka6sox | wait..I'm using it to put he slug into upgrade mode for upslug..not flashing the jtag with it...yet |
| 06:34.02 | ep1220 | I am not familiar, what this procedure does. Clear some memory (?) |
| 06:35.27 | ka6sox | it erases a portion of the memory and makes it ready to reflash the payload while leaving the bootloader alone. |
| 06:36.32 | ep1220 | Is this done using Redboot ? |
| 06:37.07 | ka6sox | yes |
| 06:37.31 | ep1220 | So the FTDI then does serial to USB ? |
| 06:39.17 | ka6sox | serial to usb as well as usb to parallel to talk to the uC that is on the device. |
| 06:39.46 | ep1220 | I see. |
| 06:40.04 | ka6sox | I bought the one with the micro onboard. |
| 06:40.34 | ka6sox | and have 3 channels of A/D as well as 10 remote control. |
| 06:41.00 | ep1220 | Ahh, .. ; I have the FTDI only module. |
| 06:43.28 | *** join/#openjtag odoc (i=odoc@is.borntobooze.de) |
| 06:45.25 | ep1220 | ka6sox: Can You access the built-in JTAG functionality with this module ? |
| 06:45.45 | ka6sox | I have a carrier board that I've designed specifically for remote control. |
| 06:45.54 | ka6sox | ep1220, I think so. |
| 06:46.01 | ka6sox | but I'll have to check that. |
| 06:47.22 | ep1220 | Just sent You a PM with a link to the schematic of my HW |
| 06:47.24 | *** join/#openjtag DaKa (n=david@nslu2-linux/daka) |
| 06:50.53 | ka6sox | the schematic is very good...and the pix are excellent. |
| 06:51.43 | ka6sox | I think that with the Micro we could do some interesting things too. |
| 06:51.57 | ka6sox | although strictly speaking its not necessary. |
| 06:52.52 | ep1220 | What is the cost of this module |
| 06:53.46 | ka6sox | its $50US |
| 06:53.55 | ka6sox | but it can be done cheaper. |
| 06:54.06 | ka6sox | (they are building in a lot of profit) |
| 06:55.48 | ep1220 | Yeah, but there are fixed cost and it is uncertain how many modules one could sell. |
| 06:56.06 | ka6sox | the board is the biggest fixed coset. |
| 06:56.08 | ka6sox | er cost. |
| 06:57.10 | ep1220 | I did a PCB design for FTDI/3.3V and got me some quotes for manufacturing. At a run of 100 units I got a cost of close to 50$ |
| 06:58.00 | ep1220 | Now add in cost for packaging, credit-card processing, financing, guarantees .. |
| 06:59.54 | ka6sox | sounds right |
| 07:01.48 | ep1220 | Since doing this estimates (also the FPGA) I tend to feel the price of Abatron &Co to be less a ripp-off I thought originally :-) |
| 07:02.07 | ka6sox | ooohyeah,. |
| 07:03.56 | ep1220 | another option would be to just make a PCB to extend the modules sold by FTDI (e.g the DLP 2232M) and sell the PCB only |
| 07:05.02 | ep1220 | The parts needed are all available at e.g. digikey |
| 07:07.49 | ka6sox | the board that I designed was kinda specific but I could add some pads. |
| 07:09.34 | ep1220 | You could check if the JTAG pins are acessible on Your module. |
| 07:09.52 | ka6sox | yes I should...tommorrow...its after midnight here. |
| 07:10.10 | ka6sox | if so maybe we could talk more about what would be needed. |
| 07:10.31 | ka6sox | I would need to add those pins to the board. |
| 07:10.43 | ep1220 | I'd be happy to do so. |
| 07:10.48 | ka6sox | probably in the Digilent layout. |
| 07:11.01 | ka6sox | 1x7 I think |
| 07:11.07 | ka6sox | and mabye the 2X7 as well. |
| 07:11.17 | ep1220 | the digilent has no RESET and TRST |
| 07:11.26 | ep1220 | You need these for JTAG debugging. |
| 07:12.41 | ep1220 | Do You know the name of the module You use, out of Your head ? |
| 07:13.42 | ka6sox | http://www.dlpdesign.com/usb/2232pb.shtml |
| 07:15.11 | ep1220 | Maybe I find the time to look at it during the course of the day |
| 07:15.49 | ka6sox | thanks...I appreciate it. |
| 07:15.53 | ka6sox | off to bed. |
| 07:16.00 | ep1220 | Good night |
| 09:21.38 | JerseyCow | moo |
| 10:44.05 | *** join/#openjtag [g2] (n=g2@nslu2-linux/g2) |
| 11:36.19 | *** part/#openjtag odoc (i=odoc@is.borntobooze.de) |
| 11:40.52 | *** join/#openjtag odoc (i=odoc@is.borntobooze.de) |
| 13:06.16 | *** join/#openjtag prpplague (n=billybob@72.22.141.38) |
| 13:08.31 | *** join/#openjtag Tiersten_ (i=tman@nslu2-linux/Tiersten) |
| 15:53.53 | *** join/#openjtag ByronT-Away (i=ByronT@nslu2-linux/ByronT) |
| 17:39.46 | *** join/#openjtag ByronT_ (i=ByronT@nslu2-linux/ByronT) |
| 21:09.20 | *** join/#openjtag odoc (i=odoc@is.borntobooze.de) |
| 22:23.53 | *** join/#openjtag ByronT (n=byron-po@nslu2-linux/ByronT) |
| 22:46.02 | *** part/#openjtag odoc (i=odoc@is.borntobooze.de) |
| 22:52.33 | *** join/#openjtag odoc (i=odoc@is.borntobooze.de) |
| 23:22.33 | *** part/#openjtag odoc (i=odoc@is.borntobooze.de) |